Sanitized Copy Approved for Release 2011/09/19 : CIA-RDP78-03424A002000080036-4

BURREUMB COMPORATION RESEARCH CENTER
To: Don R.
FOR:
□ APPROVAL 7. Le DR. □ COMMENTS □ INFORMATION
PLEASE CALL ME
REPLYYOUR SIGNATURE REPLYMY SIGNATURE
SIGNATURE
RKS
From

STAT

FROM CONFIDENTIAL DATE

Sanitized Copy Approved for Release 2011/09/19 : CIA-RDP78-03424A002000080036-4

CONFIDENTIAL DETE: 4/22/60
[MORTHVILLE, MEMORY DEVICE)

General Sescription:

The Murthwille device is essentially a small memory designed to operate at teletime speeds. The storage capacity of this memory is 2560 bits, organized as 2560-one bit words. The memory operation is a modified coincident-current scheme, the modification being permissible because of the unusual bit length (one of t/word). The device operates in five general modes which are described sa follows:

- OFF all power off. a)
- STANDET Power on, with various biases applied to prepare the device for proper I usage.
- RECEIVE to write information into the memory.
- IMLE the device generated idling characters (one start band followed 3) by all marks).
- e) TRANSHIT this position performs two functions
 - It reads the information out of the memory and restores it again
- It clears the memory.

The device contains seven general circuit functions which are listed and briefly described below.

- Power Supply and Switch. The power supply converts either a two high **a**) dry cell battery voltage (3v) or a two high NICAD battery voltage (2.5v) into four regulated and two unregulated voltages. The switch selects the various modes of operation supplying bias voltages to pertinent areas to achieve the desired mode.
- Keyer. The keyer circuits consist of 12 named keys, each key goodwating b) different information. The layer is used in the RECEIVE mode for clientar.

information into

STAT

CONFIDENTIAL

- the required logical functions for the various modes of operation.
- d) Address. The address circuits are a system of counters used to address the memory proper and install and retrieve memory information in a sequential fashion.
- e) <u>Drivers</u>. The driver circuits generate the currents necessary for switching the ferrite memory cores and, when properly addressed, deliver these currents to the selected memory word.
- f) Memory proper and sense emplifier. The memory proper consisted of 2560 ferrite cores (one core per word) and associated selection diodes.

 Each core stores one bit of information. The sense amplifier detects the core outputs when the memory is interrogated and amplifies these outputs to a usuable level.
- implies, giving a buffer information output to other equipment used with this device. The indicator circuit containing a light bulb performs three functions.
 - 1) It indicates when contact has been made in depressing the keys in the keyer circuit.
 - 2) It gives a rough indication of proper device operation during IDLE, and.
 - 3) It indicates the end of the message during TRANSMIT of information.



the wish writing a 250, no currents are turned on, thereby eliminating the equation be perform this function. From the read equations, using the 1/3 and 2/3 currents are specified in the equations, we have


2/3 - 1/3 - 1/3 (no switching current)

2/3 - 1/3 - 1/3 (no switching current)

2/3 4 2/3 4 2/3 = 1 (switching current)

respectively. This gives the 3 to 1 setio.

The mechanisation of this modified coincident-current scheme is shown in figure 1. The ferrite cores are arranged in a 64X40 = 2560 matrix. An 8X8 Driver-Switch combination delivers the X currents and a 4X10 driver-switch combination delivers the Y currents. The bias current is delivered to all cores in the matrix via a single line threading all the cores.



Sanitized Copy Approved for Release 2011/09/19: CIA-RDP78-03424A002000080036-4

